Benchmarks for Interconnect Parasitic Resistance and Capacitance
نویسندگان
چکیده
Interconnect parasitics are dominating circuit performance, signal integrity and reliability in IC design. Copper/low-k process effects are becoming increasingly important to accurately model interconnect parasitics. Even if the interconnect process profile is accurately represented, approximations in parasitic extraction could cause large errors. Typically, researchers and designers have been using pre-defined set of structures to validate the accuracy of interconnect models and parasitic extraction tools. Unlike industry benchmarks on circuits such as MCNC benchmarks, no benchmarks exist for interconnect parasitics. This paper discusses the issues in accurate interconnect modeling for 130nm and below copper/ultra low-k technologies. A set of benchmark structures that could be used to validate accuracy and compare parasitic extraction tools is proposed. Silicon results from 130nm technology are presented to illustrate the usefulness of these benchmarks. Results of application of these benchmarks to compare parasitic extraction tools are presented to demonstrate systematic validation of resistance and capacitance extraction.
منابع مشابه
Parasitic extraction: current state of the art and future trends
With the increase in circuit performance (higher speeds) and density (smaller feature size) in deep submicrometer (DSM) designs, interconnect parasitic effects are increasingly becoming more important. This paper first surveys the state of the art in parasitic extraction for resistance, capacitance, and inductance. The paper then covers other related issues such as interconnect modeling, model ...
متن کاملCapacitance Extraction
Since the early 1950s, microwave circuits have evolved from discrete circuits to planar integrated circuits, then to multilayered and three-dimensional integrated circuits. With the increased circuit density, the multiconductor line in multilayered dielectric media has become the major form of the transmission line or interconnect. Multilayered routing reduces the area as well as the volume of ...
متن کاملEffect of Line Parasitic Variations on Propagation Delay in Global VLSI Interconnects
Process variation is considered to be a major concern in the design of circuits including interconnect pipelines in current deep submicron regime. Process variation results in uncertainties of circuit performances such as propagation delay. The performance of VLSI/ULSI chip is becoming less predictable as device dimensions shrinks below the sub-100-nm scale. The reduced predictability can be at...
متن کاملVariability-Driven Considerations in the Design of Integrated-Circuit Global Interconnects
Chemical-mechanical planarization (CMP) is an enabling technique to achieve uniformity of dielectric and conductor height in BEOL manufacturing processes. Dummy fill insertion improves the uniformity of metal feature density and enhances the planarization that can be obtained by CMP, but can also change the coupling and total capacitance of interconnects [1], [2]. Additionally, dishing and eros...
متن کاملA Fast Transient Simulation Strategy by Positively Utilizing On-Chip Inductance
With the progress of semiconductor manufacturing technology, the number of transistors integrated in one chip reaches more than 1 billion. The speeding-up of the operating frequency and the scaling of the fabrication process expose many problems, such as the interconnect delay due to the parasitic capacitance, inductance and resistance, and the manufacturing variation. Therefore, physical desig...
متن کامل